Heterogeneous transceiver architecture for wide range programmability of programmable logic devices

ABSTRACT

High-speed serial data transceiver circuitry on a programmable logic device (“PLD”) includes some channels that are able to operate at data rates up to a first, relatively low maximum data rate, and other channels that are able to operate at data rates up to a second, relatively high maximum data rate. The relatively low-speed channels are served by relatively low-speed phase locked loop (“PLL”) circuitry, and have other circuit components that are typically needed for handling data that is transmitted at relatively low data rates. The relatively high-speed channels are served by relatively high-speed PLLs, and have other circuit components that are typically needed for handling data that is transmitted at relatively high data rates.

BACKGROUND OF THE INVENTION

This invention relates to programmable logic device integrated circuits and generally similar circuitry, all of which are generically referred to herein as programmable logic devices or PLDs. More particularly, the invention relates to high-speed serial data transceiver circuitry for use on PLDS.

PLDs are relatively general-purpose devices that are designed to be able to satisfy a wide range of needs. There is increasing interest in the use of high-speed serial data communication for exchange of information between the devices that make up various kinds of systems. There are many possible “protocols” for such high-speed serial communication. Some of these protocols may be industry-standard protocols. Other protocols may be custom-designed for particular systems. A particular protocol typically involves such things as how is the data formatted; how many channels are used together to provide the overall communication link; at what speed (serial data rate or bit rate) is a channel operated; if multiple channels are employed to provide a link, how much skew (differential delay) can there be between the channels; etc. With regard to speed, there is always a desire for faster communication. For example, speeds up to about 6 Gbps (gigabits per second) are now being routinely employed, and speeds up to 10-12 Gbps are anticipated or are starting to be used.

It is a considerable challenge to design a PLD that can support a wide range of possible serial data communication speeds, including speeds at the upper end of the ranges mentioned above.

SUMMARY OF THE INVENTION

In accordance with this invention, serial data receiver circuitry on a PLD may include a plurality of channels of receiver circuitry that are adapted for operation at data rates up to a first relatively low maximum serial bit rate, and at least one further channel of receiver circuitry that is adapted for operation at data rates up to a second relatively high maximum serial bit rate. The circuitry further includes at least one phase-locked loop (“PLL”) circuit that is adapted for supplying clock signals at up to a first relatively low maximum frequency for use by the first-mentioned receiver channels. The circuitry still further includes at lease one further PLL circuit that is a adapted for supplying clock signals at up to a second relatively high maximum frequency for use by the second-mentioned receiver channel. The second-mentioned PLL circuit can also be used by the first-mentioned receiver channels if the second-mentioned PLL circuit is operating at a frequency within the operating range of the first-mentioned receiver channels. The second-mentioned PLL circuit preferably has a dedicated connection to the second-mentioned receiver channel.

Each of the two types of receiver channels preferably includes other circuitry that is typically needed for processing data signals that can be expected in that type of channel. For example, the lower-speed channels may include 10-bit-to-8-bit decoder circuitry, but not 66-bit-to-64-bit decoder circuitry; while the higher-speed channels may include 66-bit-to-64-bit decoder circuitry, but not 10-bit-to-8-bit decoder circuitry.

Each receiver channel may also include associated transmitter circuitry, so that each channel may actually be a transceiver channel. The transmitter circuitry (if any) associated with receiver circuitry preferably has speed characteristics and other capabilities comparable to those of the associated receiver circuitry.

Further features of the invention, its nature and various advantages, will be more apparent from the accompanying drawings and the following detailed description.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a simplified schematic block diagram of an illustrative embodiment of circuitry in accordance with the invention.

FIG. 2 is a simplified schematic block diagram showing a portion of FIG. 1 in more detail in accordance with the invention.

FIG. 3 is a simplified schematic block diagram showing how representative portions of FIG. 1 can be optionally augmented with more circuitry in accordance with the invention.

DETAILED DESCRIPTION

FIG. 1 shows illustrative circuitry in accordance with the invention that is primarily serial data receiver circuitry. Those skilled in the art will appreciate that this circuitry can also include or be used with serial data transmitter circuitry, so that the combined receiver and transmitter circuitry constitutes transceiver circuitry. This possibility is considered in more detail later in this specification, including in conjunction with FIG. 3. Everything shown in FIG. 1 is part of a PLD integrated circuit 10.

The circuitry shown in FIG. 1 includes PLD core 20, which is typically the major portion of most PLDs. PLD core 20 includes the general-purpose programmable logic, programmable interconnect, and other relatively general-purpose circuitry of the PLD. Also shown in FIG. 1 is some physical media access (“PMA”) layer circuitry 30 and some physical coding sublayer (“PCS”) circuitry 40 of PLD 10. The depicted circuitry 30 and 40 may be only a representative portion of more such circuitry that PLD 10 may include.

The PMA and PCS circuitry 30 and 40 shown in FIG. 1 may be the PMA and PCS circuitry of one so-called “quad” 50 of high-speed serial interface circuitry on PLD 10. Quad 50 may be only one of several instances of such circuitry on PLD 10. Quad 50 may be referred to as heterogeneous because it includes four channels of high-speed serial interface circuitry (and related circuitry) that are designed for operation at serial data bit rates up to a first, relatively low, maximum bit rate (e.g., approximately 6 Gbps), and one additional channel (and related circuitry) that is designed for operation at serial data bit rates up to a second, relatively high, maximum bit rate (e.g., approximately 10 Gbps). These various channels (and their constituent components and related circuitry) will sometimes be referred to using these exemplary approximate bit rates. For example, the four channels that can operate at up to 6 Gbps may be referred to as 6 G channels, and the one channel that can operate at up to 10 Gbps may be referred to as a 10 G channel. It will be understood that these bit rate maximum values are only examples, and the first and second (or relatively high and relatively low) maxima can be different from these exemplary values if desired. It will also be understood that circuitry described herein as having a “maximum” operating characteristic does not have to be operated at that maximum in all cases. That is why such a component is referred to as being operable at “up to” its maximum. Typically such a component is operable at any one of a plurality of different values of the relevant parameter, up to the described maximum value of that parameter.

Considering FIG. 1 now in more detail, the PMA 30 portion of quad 50 includes four 6 G channels 60-0 through 60-3, one 10 G channel 60-4, clock multiplier unit (“CMU”) circuitry 70, and additional 10 G phase-locked loop (“PLL”) circuitry 80.

Each of channels 60 includes circuitry for receiving a serial data signal and converting the data in that signal to parallel form on several parallel data leads. For example, each of channels 60-0 through 60-3 is shown as including 6 G CDR (clock and data recovery) circuitry 62-0 through 62-3, respectively. Each CDR circuit 62 is capable of receiving a serial data signal, recovering from that signal the clock signal with which the serial data signal is synchronized, and also recovering so-called retimed data from the serial data signal. The PMA 30 portion of each channel 60-0 through 60-3 also includes circuitry for converting the retimed data from serial to parallel form. For example, if 10-bit-to-8-bit decoding is being used, each channel 60-0 through 60-3 may convert successive groups of ten serial bits to ten parallel bits for application to the downstream circuitry. Alternatively, if such decoding is not being used, each channel 60-0 through 60-3 may convert successive groups of eight serial bits to eight parallel bits for application to the downstream circuitry. This choice can be made on a channel-by-channel basis. To complete this thought (although it takes us out of PMA 30 into PCS 40), each channel 60-0 through 60-3 has associated PCS circuitry 90-0 through 90-3, which includes 6 G 10-bit-to-8-bit decoder circuitry that is optionally usable to convert each successive ten bits of parallel data to an eight-bit byte of parallel data if 10-bit-to-8-bit decoding is being used. Each of PCS channels 90-0 through 90-3 can pass on parallel bytes of data to PLD core 20. As is suggested by the labeling in FIG. 1, components 60-0 through 60-3 and 90-0 through 90-3 are constructed and operable to support serial data communication at up to about 6 Gbps.

PMA channel 60-4 is similar, in a general way, to any one of channels 60-0 through 60-3. However, channel 60-4 is constructed and operable to support serial data communication at up to about 10 Gbps. In addition to having this difference in speed capability, channel 60-4 may be constructed to support other features of communication protocols that are likely to use serial data rates up to about 10 Gbps. For example, these communication protocols frequently use 66-bit-to-64-bit decoding rather than 10-bit-to-8-bit decoding. Accordingly, in addition to its 10 G CDR circuitry 62-4, the PMA 30 portion of channel 60-4 (and associated downstream circuitry such as 10 G PCS channel 90-4) may include circuitry for deserializing the retimed data output by CDR circuitry 60-4 in a manner appropriate for 66-to-64 decoding, and then optionally performing such decoding in associated 10 G PCS channel 90-4.

CMU 70 includes two 6 G PLL circuitries 72-0 and 72-1. PLL circuits 72 are labeled “6 G” because each of these circuits is capable of producing clock signals that can be used to support serial data communication at rates up to about 6 Gbps. For example, each of PLLs 72 may receive a respective reference clock signal, and may use that signal to produce clock signals that can be used by one or more of channels 60-0 through 60-3 to enable those channels to perform the operations described for them above. PLL circuit 80 may be functionally similar to either of circuits 72, except that whereas circuits 72 are constructed and operable to produce clock signals suitable for serial data rates up to about 6 Gbps, circuit 80 is constructed and operable to produce clock signals suitable for serial data rates up to about 10 Gbps. Circuit 80 may receive and make use of a reference clock signal different from the reference clock signals applied to PLLs 72.

Output clock signals of circuits 72 and 80 are applied to quad central circuitry 100. A function of circuitry 100 is to distribute the output clock signals of circuits 72 and 80 to channels 60-0 through 60-3 and 90-0 through 90-3. Each of these channels 60/90 can select which of the distributed clock signals it is going to use. Thus each of these channels 60/90 can operate on its own, i.e., relatively independently of the other channels. Or two or more of these channels 60/90 can select the same distributed clock signal(s) and thereby operate in synchronized fashion. From this it will be seen that even 10 G PLL 80 can be a source of clock signals for 6 G channels 60-0 through 60-3 and 90-0 through 90-3, if in a particular application 10 G PLL 80 is outputting at a low enough frequency.

The output clock signals of 10 G PLL 80 are also applied directly to 10 G channel 60-4 and 90-4 via connections 82. This is the route by which channel 60-4 and 90-4 gets the clock signals it needs to operate a data rates up to about 10 Gbps. Route 82 may sometimes be referred to as dedicated.

Note that each of channels 60 outputs parallel data to the associated PCS circuitry 90 via leads 64. Also, each of channels 60 outputs one or more clock signals to the associated PCS circuitry 90 via lead(s) 66. Each of PCS channels 90 outputs parallel data (and other appropriate signals) to PLD core 20 via the associated 6 G or 10 G PLD interface 110. These interfaces may be of different widths and/or may be used in different ways. For example, each 6 G PLD interface may include 16 parallel data leads, and may be able to convey one or two 8-bit bytes in parallel, as desired. In other words, each of PCS channels 90-0 through 90-3 may be able to put two successive 8-bit bytes side by side for passage to PLD core 20 in parallel. 10 G PLD interface 110-4 may be able to apply up to 64 parallel bits to PLD core 20. The associated control signals in the 6 G PLD interfaces may also be different than the control signals in 10 G PLD interface 110-4.

As was briefly mentioned earlier, FIG. 1 shows data flow from PMA 30 through PCS 40 to PLD core 20. This is receiver operation of the circuitry. But the circuitry shown in FIG. 1 can also include components that allow data to flow in the opposite direction through any or all of channels 60/90. This is transmitter operation of the circuitry. The data signal processing operations of the channels that are described above are basically reversed in any channel that is operating as a transmitter. For example, in a 6 G channel, parallel data from PLD core 20 may be subjected to 8-bit-to-10-bit encoding, followed by serialization and transmission as a serial data signal. Similarly, in the 10 G channel, parallel data from PLD core 20 may be subjected to 64-bit-66-bit encoding, followed by serialization and transmission as a serial data signal. Clock signals from PLLs 72/80 may be used in these transmitter operations. Because quad 50 may thus have both receiver and transmitter capabilities, it may be referred to as transceiver circuitry. Also, to simplify terminology, 10-bit-to-8-bit decoding and 8-bit-to-10-bit encoding may sometimes be referred to generically as just 8B/10B coding. Similarly, 66-bit-to-64-bit decoding and 64-bit-to-66-bit encoding may sometimes be referred to generically as just 64/66 or 64/66B coding. Again, transmitter aspects of the invention will be further considered below in connection with FIG. 3.

FIG. 2 shows in more detail how the output clock signals of PLLs 72 and 80 can be supplied to the various channels 60. In particular, FIG. 2 shows that a respective one of conductors or buses 100 conveys output signals of each of PLLs 72 and 80 adjacent to each of channels 60-0 through 60-3. Programmably controllable connections 102 allow each of these channels to select which of PLLs 72/80 that channel will get its clock signals from. For example, all four channels 60-0 through 60-3 can select the same source, or various channels can make different selections. Channel 60-4 can get its clock signal(s) only from PLL 80 via dedicated path 82.

FIG. 3 shows that transmitter circuitry can be added to any or all of channels 60/90. As shown in FIG. 3, representative channel 60-0/90-0 includes 6 G transmitter 64-0 and 6 G PCS 8B/10B encoder circuitry 94-0. Channel 60-4/90-4 includes 10 G transmitter circuitry 64-4 and 10 G PCS 64/66B encoder circuitry 94-4. Channels that include both receiver and transmitter circuitry may be referred to as transceiver channels. The transmitter portion of a channel like 60-0/90-0 can receive parallel data from PLD core 20, optionally subject that data to 8-bit-to-10-bit encoding in a component like 94-0, and then (in an XMIT or serializer component like 64-0) convert the data to a serial data signal for transmission off the device. Similarly, the transmitter portion of channel 60-4/90-4 can receive parallel data from PLD core 20, optionally subject that data to 64-bit-to-66-bit encoding in component 94-4, and then (in XMIT or serializer component 64-4) convert the data to a serial data signal for transmission off the device. The transmitter portion of any channel preferably has speed and other signal processing capabilities that are similar or complementary to those of the receiver portion of that channel.

We now turn to consideration of some of the advantages of circuitry of the type shown in FIG. 1, as well as some examples of possible modifications. Although CMU 70 is shown including two 6 G PLLs 72, this number can vary. Two PLLs 72 is presently preferred because it is thought to give the optimum between flexibility and complexity. Note that the maximum data rate division between the PLLs 72 in CMU 70 and PLL 80 can be different from that employed in the illustrative embodiment shown in FIG. 1. Note also that each maximum data rate can be chosen separately, and that there can be more than two different maximum data rates if desired. For example, PLLs 72 and channels 60-0 through 60-3 may have a 6 G maximum data rate as shown in FIG. 1, but the maximum data rate of components 80 and 60-4 may be 12 G. As another example, one PLL 72 and some channels 60 may have a 4 G maximum data rate, another PLL 72 and some other channels 60 may have a 6 G maximum data rate, and PLL 80 and channel 60-4 may have a 10 G maximum data rate.

Different PLLs 72 and 80 may be constructed differently, depending on the frequencies or frequency ranges they are intended to support. (See, for example, Shumarayev et al. U.S. patent application Ser. No. 11/292,565, filed Dec. 2, 2005.)

Each channel slice 60-0 through 60-3 and 90-0 through 90-3 contains 6 G CDR, while the fifth channel slice 60-4 and 90-4 is able to support higher data rates (up to 10 G in the FIG. 1 example). Each 6 G channel communicates to 6 G PCS 90 including programmable 8B/10B support. 10 G channel 60-4 is connected to 10 G PCS 90-4, which may have different requirements such as 64/66 coding. In this way, from the point of view of PCS 40, each part of that circuitry can have a reduced set of requirements. The features typically needed to support 6 G can be provided in the four channels 90-0 through 90-3 that are dedicated to 6 G, while the features that are typically needed to support 10 G are provided in a separate channel 90-4. All PCS channels 90 do not need to have all capabilities. The same approach is extended to the PCS-PLD interface 110, where different numbers of signals and clocks are required, depending on whether the interface is for 6 G (110-0 through 110-3) or 10 G (110-4).

From the point of view of PMA 30, separating elements 80 and 60-4 from the 6 G channels means that the 10 G PLL and CDR designs do not over-burden the 6 G channels. Conversely, the flexibility requirements of the 6 G channels (i.e., to support any of many different communication protocols having data rates up to 6 G) do not hinder sensitive 10 G nodes.

A hetergeneous transceiver architecture as shown and described herein facilitates staged product characterization and roll-out. While all technology issues are addressed, the higher-speed parts of the design can be allowed to proceed at an appropriate pace without preventing introduction of other products in the family that do not include those higher-speed capabilities. For example, the first members of a product family can be released to customers with four out of five available channels, thereby improving time to market. Additional time can then be taken to perfect new technology for the higher-speed parts of the design. Products in the family with 10 G channels (or whatever the higher-speed data rate currently is) can be unveiled later. Alternatively, the later products can be introduced as a separate product (6 G plus 10 G), while the early release was sold as 6 G only. Such separation can also allow improving cost from the yield point of view. 10 G is assumed to have a lower yield than 6 G. Hence dies that do not have working 10 G channels can be sold as 6 G-only parts.

The invention also has various system benefits. For example, 10 G channels benefit more (as compared to 6 G links) from preferential placement and better loss characteristics. The preferred embodiments described above require only about 20% of all channels to be treated with extreme care. If all channels were constructed with all capabilities (i.e., both 6 G and 10 G capabilities), it might not be possible to give all channels the preferential placement and loss characteristics that facilitate 10 G operation.

Still another advantage of the invention is that power supply filtering consideration can differ between the two (or more) channel types. Internal regulating for 6 G and 10 G can be designed according o their specifics. External de-coupling can be chosen to complement internal design.

In sum, the architectures of this invention can continuously cover a wide data rate range with heterogeneous channel offerings. This approach allows individual power and area optimization of each link type. This affords significant risk reduction, improving overall cost and time to market.

It will be understood that the foregoing is only illustrative of the principles of the invention, and that various modification can be made by those skilled in the art without departing from the scope and spirit of the invention. For example, the particular data rates mentioned herein are only illustrative, and other data rates (e.g., other than 6 G and 10 G) can be used instead if desired. As another example of possible modifications, the ratio of relatively high data rate channels to relatively low data rate channels can be different from the one-to-four ratio illustrated herein. As still another example of possible modifications, the number of different maximum data rates implemented can be more than two. 

1. Serial data receiver circuitry on a programmable logic device comprising: a plurality of first channels of receiver circuitry, each of which is adapted to receive a serial data signal having a serial bit rate up to a first, relatively low, maximum bit rate, wherein each of the plurality of first channels includes a first clock data recovery circuit; a second channel of receiver circuitry that is adapted to receive a serial data signal having a serial bit rate up to a second, relatively high, maximum bit rate, wherein the second channel includes a second clock data recovery circuit different from the first clock data recovery circuit; clock multiplier circuitry including a plurality of first phase-locked loop circuits, each of which can supply clock signals suitable for use by any of the channels that is operating at a bit rate up to the first maximum bit rate but not significantly above the first maximum bit rate to the second maximum bit rate; a second phase-locked loop circuit that can supply clock signals suitable for use by any of the channels that is operating at a bit rate up to the second maximum bit rate; circuitry for distributing the clock signals supplied by the first and second phase-locked loop circuits to all of the first channels including each of the first clock data recovery circuits in the first channels; and circuitry that is dedicated to conveying the clock signals supplied by the second phase-locked loop circuit to the second channel.
 2. The circuitry defined in claim 1 wherein the first maximum bit rate is approximately 6 Gbps.
 3. The circuitry defined in claim 1 wherein the second maximum bit rate is approximately 10 Gbps.
 4. The circuitry defined in claim 1 wherein each of the first channels includes 10-bit-to-8-bit decoder circuitry.
 5. The circuitry defined in claim 1 wherein the second channel includes 66-bit-to 64-bit decoder circuitry.
 6. The circuitry defined in claim 4 wherein none of the first channels includes 66-bit-to-64-bit decoder circuitry.
 7. A programmable logic device comprising: a plurality of channels of transceiver circuitry including: at least one first channel that is adapted for serial data signal operations having any of a plurality of different serial bit rates up to a first, relatively low, maximum bit rate, wherein the at least one first channel includes a first clock data recovery circuit; and at least one second channel that is adapted for serial data signal operations having any of a plurality of different serial bit rates up to a second, relatively high, maximum bit rate, wherein the at least one second channel includes a second clock data recovery circuit different from the first clock data recovery circuit; a first phase-locked loop circuit for supplying a first clock signal having any of a plurality of different frequencies up to a first maximum frequency that is suitable for use in supporting the operations of the first channel; a second phase-locked loop circuit for supplying a second clock signal having any of a plurality of different frequencies up to a second maximum frequency that is suitable for use in supporting the operations of the second channel; and circuitry for allowing the first channel including the first clock data recovery circuit to select either the first or the second clock signal for use by that channel.
 8. The device defined in claim 7 further comprising: a dedicated connection for applying the second clock signal from the second phase-locked loop circuit to the second channel.
 9. The device defined in claim 8 wherein the first channel is one of a plurality of similar first channels, and wherein the circuitry for allowing allows each of the first channels to select either the first or the second clock signal for use by that channel.
 10. The device defined in claim 8 wherein the first phase-locked loop circuit is one of a plurality of similar first phase-locked loop circuits, each supplying a respective one of a plurality of first clock signals; and wherein the circuitry for allowing allows the first channel to select any one of the first clock signals or the second clock signal for use by that channel.
 11. The device defined in claim 7 wherein each of the first and second channels includes serializer circuitry.
 12. The device defined in claim 7 wherein the first channel includes 8B/10B decoder circuitry, but not 64/66B decoder circuitry; and wherein the second channel includes 64/66B decoder circuitry, but not 8B/10B decoder circuitry.
 13. The circuitry defined in claim 7 wherein the first maximum bit rate is about 6 Gbps, and wherein the second maximum bit rate is about 10 Gbps.
 14. A programmable logic device comprising: a plurality of channels of receiver circuitry including: at least one first channel for receiving a serial data signal having any of a plurality of different serial bit rates up to a first, relatively low, maximum bit rate, wherein the at least one first channel includes a first clock data recovery circuit; and at least one second channel for receiving a serial data signal having any of a plurality of different serial bit rates up to a second, relatively high, maximum bit rate, wherein the at least one second channel includes a second clock data recovery circuit different from the first clock data recovery circuit; first and second phase-locked loop circuits for respectively supplying first and second clock signals having any of a plurality of frequencies up to respective first and second maximum frequencies that are respectively suitable for supporting the first and second maximum bit rates; and circuitry for allowing the first channel including the first clock data recovery circuit, but not the second channel, to select either the first or the second clock signal for use by that channel.
 15. The device defined in claim 14 further comprising: circuitry for applying the second clock signal to the second channel.
 16. The circuitry defined in claim 1 wherein: each of the plurality of first channels includes a first decoder suitable for use with the first, relatively low, maximum bit rate; and the second channel includes a second decoder different from the first decoder where the second decoder is suitable for use with the second, relatively high, maximum bit rate.
 17. The circuitry defined in claim 1 wherein the circuitry for distributing the clock signals comprises: a plurality of first conductors each coupled to a different one of the clock signals supplied by the plurality of first phase-locked loop circuits; a second conductor coupled to the clock signals supplied by the second phase-locked loop circuit; a first programmable element associated with a first one of the plurality of first channels, wherein the first programmable element is operable to couple the first one of the plurality of first channels to either (1) one of the plurality of first conductors or (2) the second conductor; and a second programmable element associated with a second one of the plurality of first channels, wherein the second programmable element is operable to couple the second one of the plurality of first channels to either (1) one of the plurality of first conductors or (2) the second conductor.
 18. The device defined in claim 7 wherein: the at least one first channel includes a first decoder suitable for use with the first, relatively low, maximum bit rate; and the at least one second channel includes a second decoder different from the first decoder where the second decoder is suitable for use with the second, relatively high, maximum bit rate.
 19. The device defined in claim 7 wherein the circuitry comprises: a first conductor coupled to the first clock signal supplied by the first phase-locked loop circuit; a second conductor coupled to the second clock signal supplied by the second phase-locked loop circuit; and a programmable element associated with the at least one first channel, wherein the programmable element is operable to couple the at least one first channel to one of the first and second conductors.
 20. The device defined in claim 14 wherein: the at least one first channel includes a first decoder suitable for use with the first, relatively low, maximum bit rate; and the at least one second channel includes a second decoder different from the first decoder where the second decoder is suitable for use with the second, relatively high, maximum bit rate.
 21. The device defined in claim 14 wherein the circuitry comprises: a first conductor coupled to the first clock signal supplied by the first phase-locked loop circuit; a second conductor coupled to the second clock signal supplied by the second phase-locked loop circuit; and a programmable element associated with the at least one first channel, wherein the programmable element is operable to couple the at least one first channel to one of the first and second conductors. 